Large on-and off-chip bandwidths required for high performance multi-core structures ($10TB/s by 2015) corresponding to interconnect energy budgets of $100 fJ/bit will render optical components essential parts of future high performance integrated systems. [1] [2] [3] Complementary metaloxide-semiconductor (CMOS) compatible silicon photonics, which allows for integration of optical components on the same silicon chip with CMOS transistors, is considered one of the solutions to such a high demand for low energy and high bandwidth communications. 3, 4 Since the Luxtera silicon photonic chip in 2002, the number of on-chip photonic components has doubled each year. 5, 6 There is also a "Moore's law like" trend observed in InP-based photonic integrated circuit (PIC) development since 1988. 7 However, due to the large sizes of the on-chip photonic components, single layer photonic component counts cannot exceed 1000 and 10 000 in InP and silicon PICs, respectively. 8 Vertical integration of multiple layers of active and passive components can resolve the problem of limited real estate on a single layer. 9 So far, an extra polysilicon layer on top of the crystalline silicon layer has been used for CMOS microelectronics and photonics integration. 10, 11 This scheme may also be used for three-dimensional (3D) photonics integration. However, the optical losses in polysilicon waveguides are dominated by scattering and absorption at the grain boundaries, 10 which increase significantly when the waveguide width shrinks to below 200 nm. 12 Techniques such as high temperature annealing, special hydrogen plasma passivation steps, and patterning waveguides before the solid-phase crystallization (SPC) of deposited amorphous silicon were shown to reduce the propagation loss. 12, 13 Lowest losses ranging from 7 dB/cm to 13 dB/cm were reported in polycrystalline silicon waveguides with cross sectional dimensions of approximately 450 nmÂ 250 nm 12, 14, 15 and from 1 dB/cm to 2 dB/cm in crystalline silicon waveguides with similar dimensions. 16, 17 Additionally, if the temperature process is limited to about 600 C, which is compatible with standard CMOS processes, the Q-factor of the ring resonators fabricated on polysilicon layers drops by an order of magnitude, 10, 18 indicating even higher losses. In this paper we demonstrate a 3D photonic integration of self-aligned structures using double-bonded silicon-on-insulator (SOI) wafers by fabricating double-layer 1 Â 12 multimode interference (MMI) couplers on silicon membranes. Using the presented scheme, multi-levels of PICs including waveguide arrays, MxN MMI couplers, and arrayed waveguide gratings (AWGs) can be vertically integrated to significantly increase the on-chip integrated photonic component count.
The schematic of a 1Â N MMI coupler is shown in Figure  1( 19 where n eff ¼ 3.43 (for 1.3 lm thick silicon membrane) is the effective refractive index of the transverse electric (TE) fundamental mode of the multimode waveguide, and k 0 ¼ 1.55 lm is the free space wavelength. The input and output access waveguide widths, W w ¼ 2.5 lm, match the mode sizes of the input/output lensed fibers. Thus, the fiberwaveguide coupling tolerance is enhanced due to the waveguides' relatively large end-fire cross sections. The schematic of the double-bonded SOI wafer and self-aligned waveguide structure are shown in Figure 1 (b). The thicknesses of both silicon layers are h 1 ¼ h 2 ¼ 1.3 lm, and the two buried oxide (BOX) layers are both 2.0 lm thick. The simulated effective index of the fundamental TE and transverse magnetic (TM) modes in the access waveguides are 3.417 and 3.412, respectively, at k ¼ 1.55 lm. Polarization independent operation is expected due to the small difference between the TE and TM effective indices. We fabricate two self-aligned 1 Â 12 MMI couplers on two vertically stacked silicon membrane layers using one lithography process followed by a single etching step. MMI couplers can be used for efficient on-chip beam splitting. 19 A complete analysis for a symmetrically excited 1 Â N MMI coupler with uniform output was presented in Ref. 20 .
The double-bonded SOI wafers are fabricated using fusion bonding and etch-back, 21 and are commercially available from Ultrasil. A 100 nm thick chromium etching mask is defined through an e-beam lithography and lift-off process. The pattern is then transferred to both silicon layers using one SF 6 /C 4 F 8 /Ar based deep reactive-ion-etching (DRIE) step in Plasma-Therm's Versaline system. The DRIE process consists of $1000 iterations of a two-step polymer deposition/etching cycle. Afterwards, the chromium mask is removed. The sidewall profile control in the DRIE process is the key to the performance of the fabricated devices. Although the Bosch process based DRIE of silicon, which alternates repeatedly between deposition of a polymer passive layer and isotropic plasma etching of silicon, is well developed in industry 22 and the standard recipes are provided by the system manufacturer, it has a very slow etch rate for silicon oxide and is not applicable for etching into doublebonded SOI wafers. In order to achieve a vertical sidewall, several process parameters need to be optimized, including gas composition, bias radio frequency (RF) voltage, inductively coupled plasma (ICP) power, chamber pressure, and step time. A standard recipe (Table I) for etching SOI wafers is used as the base recipe for parameter optimization. Wafer loading and temperature are kept constant during the optimization process.
By individually optimizing these parameters to achieve vertical sidewalls, we arrive at the final recipe, which is also shown in Table I . We determine that the bias RF voltage has the largest impact on the anisotropy of the sidewall profile. A larger bias RF voltage results in a higher etch rate and yields a more vertical sidewall profile during silicon oxide etching, but it also causes more damage to the polymer layer on the sidewall of the silicon membrane layer. Figure 2(a) shows the cross section of a waveguide etched using our otherwise final recipe with a 450 V bias RF voltage. The polymer layer on the sidewall is consumed during the etching step and results in a large undercut to the top silicon layer, leading to significant deviation from the original design. Figure 2(b) shows the cross section of a waveguide etched using the final recipe. The result shows a reduced undercut and a $80 tapered sidewall profile during the silicon oxide etching. The undercut to the top silicon layer is inevitable due to the required $40 min etch time of the BOX layer. 23 The fabricated MMI access waveguides are 2.0 lm and 2.9 lm wide on the top and bottom layers, respectively. These access guides also correspond to TE fundamental mode effective refractive indices of 3.410 and 3.419, respectively [ Figure 2(b) ]. We note that because of the large thicknesses of the silicon layers, the effective index changes negligibly with variations in the waveguide width. Figure  3 (a) shows a microscope image of the overall double-layer MMI. Figures 3(b) and 3(c) show the scanning electron microscope (SEM) images of the MMI output region and the output facet, respectively, with their corresponding locations labeled in Figure 3(a) .
A six-axis automated aligner system with a movement precision of 50 nm is utilized to couple TE polarized light at a wavelength of 1550 nm from a polarization maintaining lensed fiber (PMF) with a 2.5 lm output mode diameter into the silicon waveguide inputs. An infrared (IR) camera connected to a variable objective lens captures the top-down, near-field images of the output facets. In order to visually resolve the 12 output spots, a waveguide fanout design is used to increase the separation of each adjacent channel to 30 lm [ Figure 3(c) ]. In order to visualize individual layer coupling in our double-layer device, we separate the outputs in the bottom layer from those in the top layer so that the two device layers terminate at two different locations as shown in Figure 4 (a). Figures 4(b) and 4(c) illustrate the excitation of top and bottom layer MMI couplers, respectively. These results demonstrate selective coupling to each layer with negligible crosstalk, which in turn is due to the 2 lm thick BOX layer between the two silicon layers. Figure 4 (d) illustrates the simultaneous excitation of top and bottom layer MMI couplers. We characterize the MMI couplers on both layers by fiber scanning as described in Ref. 19 . The chip is cleaved to make measurable facets via fiber for both the top and bottom layers. A single-mode lensed fiber (SMF) is used to scan each output channel to determine the output intensity of each channel and evaluate the performance of the MMI couplers on both layers. The uniformity of an MMI coupler is defined as 10logðI max =I min Þ, where I max and I min are the maximum and minimum intensities of the MMI output channels. The excess loss of an MMI coupler, which excludes the fiberto-waveguide coupling loss and the waveguide propagation loss, is defined as Àlog½ð P I m Þ=I in , where I m is the intensity of the m th output channel and I in is the output intensity of a reference waveguide on the same chip with the same cross section dimensions as the MMI access waveguides. Using FIMMPROP's fully vectorial eigenmode decompositionbased complex film mode matching (FMM) solver (with 60 one-dimensional (1D) modes), we calculate the variations of the MMI excess loss and uniformity for both TE and TM polarizations [ Figure 5 ]. Polarization independent operation is expected for a bandwidth larger than 30 nm.
The top layer MMI coupler has an excess loss of 0.48 dB and an uniformity within 1.1 dB, while the bottom layer MMI coupler has an excess loss of 2.9 dB and an uniformity within 1.7 dB. Since the input waveguide is multimode, the excitation of TE 0n and TE mn (m and n are the horizontal and vertical orders of the mode, m, n > 0) modes depends on the input field launching condition and consequently contributes to the excess loss and output non-uniformity. In our case, the input lensed fiber mode size (1/e 2 ) is 2.5 lmÂ 2.5 lm, and the input waveguide TE 00 mode size is 2.2 lmÂ 1.1 lm (1.6 lmÂ 1.1 lm) for the bottom (top) layer. With optimized input coupling conditions, input power is mostly coupled to the TE 00 mode. The MMI performance is most efficient for the TE 00 mode due to having the highest effective modal index. 19 Under the excitation of the TE 00 mode of the input waveguide, TE m0 modes will be excited, but TE 0n modes will not be excited inside the multimode waveguide region [ Figure 1(a) ]. By comparing the measured MMI performance metrics of both layers to 1 Â N MMIs fabricated on a 230 nm thick silicon nanomembrane (vertically single mode), 19 we confirm that the higherorder modes (inside the access waveguides) are suppressed with the optimized input coupling condition where most energy is coupled to the TE 00 mode. We also find that bottom layer silicon membrane has larger thickness variations than the top layer silicon membrane, which contributes to the differences in device performance for each layer.
In summary, we present vertically integrated, two-layer, low loss, crystalline silicon membranes. We developed a DRIE recipe for fabrication of self-aligned waveguiding structures on double-bonded SOI substrates. The fabricated double-layer MMI couplers show low excess loss [0.48 dB (top) and 2.9 dB (bottom)] and uniform outputs [within 1.1 dB (top) and 1.7 dB (bottom) power fluctuation] and can be used for one-to-many fanouts on different layers in 3D silicon PICs. This approach is a potential solution to the limited silicon real estate problem via vertical integration of integrated photonic devices, such as optical phased arrays (OPAs) 24 and intra-and inter-chip guided wave optical interconnects, 25, 26 which require accurate alignment between vertically integrated photonic devices.
